Micronics 386 motherboards

Wm E Davidsen Jr davidsen at crdos1.crd.ge.COM
Wed Oct 11 01:41:51 AEST 1989

In article <157 at sherpa.UUCP>, rac at sherpa.UUCP (Roger Cornelius) writes:

|  Can you explain interleaved memory and what it's advantages are?  

  Dynamic RAM has an access time and a cycle time. If you read one byte
from the RAM it will take the access time, say 60ns. However if you go
right back to that chip you can't get data in less than the cycle time,
say 80ns. By putting the odd bytes in one bank and the even in another
you avoid going to the same chip for two bytes in consecutive locations.

  High performance memory may be interleaved more than two ways to
maximize the chance of hitting another chip when accesses are done,
random or sequential.

  When Tandy released their first 386 machine some magazines got 20%
more performance on the CPU than others. It seems that with only 1MB the
interleave was disabled, giving 1 w/s on each access. There were claims
that Tnady had sent out "souped up" machines for benchmarking, but these
were proved false when adding memory to the "slow" machines made them
fast. Many machines today require adding memory two banks at a time and
don't offer disabling of interleave.

  Caching is another way of reducing the effective number of wait
states, as is column static memory. Let some EE write the definitive
posting. Oh yes, this is true for UNIX and DOS both.

bill davidsen	(davidsen at crdos1.crd.GE.COM -or- uunet!crdgw1!crdos1!davidsen)
"The world is filled with fools. They blindly follow their so-called
'reason' in the face of the church and common sense. Any fool can see
that the world is flat!" - anon

More information about the Comp.unix.i386 mailing list